## **EAST Search History**

| Ref<br># | Hits | Search Query              | DBs                                       | Default<br>Operator | Plurals | Time Stamp       |
|----------|------|---------------------------|---|---------------------|---------|------------------|
| L1       | 124  | forward adj body adj bias | US-PGPUB;<br>USPAT;<br>USOCR;<br>EPO; JPO | OR                  | ON      | 2007/11/12 09:43 |
| L2       | 74   | tang-stephen-h\$.in.      | US-PGPUB;<br>USPAT;<br>USOCR;<br>EPO; JPO | OR                  | ON      | 2007/11/12 09:43 |
| L3       | 82   | khellah-muhammad-m\$.in.  | US-PGPUB;<br>USPAT;<br>USOCR;<br>EPO; JPO | OR                  | ON      | 2007/11/12 09:43 |
| L4       | 117  | somasekhar-dinesh.in.     | US-PGPUB;<br>USPAT;<br>USOCR;<br>EPO; JPO | OR                  | ON      | 2007/11/12 09:43 |
| L5       | 256  | de-vivek-k\$.in.          | US-PGPUB;<br>USPAT;<br>USOCR;<br>EPO; JPO | OR                  | ON      | 2007/11/12 09:44 |
| L6       | 69   | tschanz-james-w\$.in.     | US-PGPUB;<br>USPAT;<br>USOCR;<br>EPO; JPO | OR .                | ON      | 2007/11/12 09:44 |

11/12/07 9:44:28 AM C:\Documents and Settings\tphan2\My Documents\EAST\Workspaces\- trong.wsp Page 1



Day : Monday Date: 11/12/2007

Time: 09:39:43

### **Inventor Name Search Result**

Your Search was:

Last Name = TANG

First Name = STEPHEN

|              |               |        |            |   | aniiniidiinmaaniiniinmaanuunuumaanasuusuunumaanaaniiniiniiniin |
|--------------|---------------|--------|------------|---|--|
| Application# | Patent#       | Status | Date Filed | Title   | Inventor Name  |
| 10748222     | 6903984       | 150    | 12/31/2003 | FLOATING-BODY DRAM<br>USING WRITE WORD LINE<br>FOR INCREASED RETENTION<br>TIME                | TANG, STEPHEN  |
| 10987278     | Not<br>Issued | 41     | 11/12/2004 | Level shifter   | TANG, STEPHEN  |
| 11066395     | 7031203       | 150    | 02/28/2005 | FLOATING-BODY DRAM USING WRITE WORD LINE FOR INCREASED RETENTION TIME                         | TANG, STEPHEN  |
| 11111060     | 7199617       | 150    | 04/21/2005 | LEVEL SHIFTER   | TANG, STEPHEN  |
| 10014009     | Not<br>Issued | 161    | 12/10/2001 | BALANCING GATE-LEAKAGE<br>CURRENT IN DIFFERENTIAL<br>PAIR CIRCUITS                            | TANG, STEPHEN<br>H.  |
| 10025047     | 6693332       | 150    | 12/19/2001 | CURRENT REFERENCE<br>APPARATUS  | TANG, STEPHEN<br>H.  |
| 10162929     | 6643199       | 150    | 06/04/2002 | MEMORY WITH REDUCED<br>SUB-THRESHOLD LEAKAGE<br>CURRENT IN DYNAMIC BIT<br>LINES OF READ PORTS | TANG, STEPHEN<br>H.  |
| 10267951     | 6784722       | 150    | 10/09/2002 | WIDE-RANGE LOCAL BIAS<br>GENERATOR FOR BODY BIAS<br>GRID                                      | TANG, STEPHEN<br>H.  |
| 10330652     | 7200068       | 150    | 12/27/2002 | MULTI-PORTED REGISTER<br>FILES  | TANG, STEPHEN<br>H.  |
| 10334644     | 6710642       | 150    | 12/30/2002 | BIAS GENERATION CIRCUIT   | TANG, STEPHEN<br>H.  |
| 10673283     | Not<br>Issued | 161    |            | Local bias generator for adaptive forward body bias   | TANG, STEPHEN<br>H.  |
| 10689128     | 6975005       | 150    | 1          | CURRENT REFERENCE<br>APPARATUS AND SYSTEMS  | TANG, STEPHEN<br>H.  |
|              |               |        |            |   |  |

| <u>10716755</u> | 7072205       | 150 | 11/19/2003 | FLOATING-BODY DRAM<br>WITH TWO-PHASE WRITE  | TANG, STEPHEN<br>H. |
|-----------------|---------------|-----|------------|---|---------------------|
| 10721184        | 7002842       | 150 | 11/26/2003 | FLOATING-BODY DYNAMIC<br>RANDOM ACCESS MEMORY<br>WITH PURGE LINE  | TANG, STEPHEN<br>H. |
| 10738216        | 7020041       | 150 | 12/18/2003 | METHOD AND APPARATUS <sup>-</sup><br>TO CLAMP SRAM SUPPLY<br>VOLTAGE                                    | TANG, STEPHEN<br>H. |
| <u>10740551</u> | 6952376       | 150 | 12/22/2003 | METHOD AND APPARATUS<br>TO GENERATE A REFERENCE<br>VALUE IN A MEMORY<br>ARRAY                           | TANG, STEPHEN<br>H. |
| 10746148        | 6906973       | 150 | 12/24/2003 | BITE-LINE DROOP<br>REDUCTION  | TANG, STEPHEN<br>H. |
| 10747084        | 6870418       | 150 | 12/30/2003 | TEMPERATURE AND/OR<br>PROCESS INDEPENDENT<br>CURRENT GENERATION<br>CIRCUIT                              | TANG, STEPHEN<br>H. |
| 10749734        | 7123500       | 150 | 12/30/2003 | 1P1N 2T GAIN CELL   | TANG, STEPHEN<br>H. |
| 10750566        | 7001811       | 150 | 12/31/2003 | METHOD FOR MAKING<br>MEMORY CELL WITHOUT<br>HALO IMPLANT  | TANG, STEPHEN<br>H. |
| 10750572        | 6992339       | 150 | 12/31/2003 | ASYMMETRIC MEMORY<br>CELL   | TANG, STEPHEN<br>H. |
| 10812894        | Not<br>Issued | 71  | 03/31/2004 | SRAM device having forward body bias control  | TANG, STEPHEN<br>H. |
| <u>10879480</u> | 7098507       | 150 | 11         | FLOATING-BODY DYNAMIC<br>RANDOM ACCESS MEMORY<br>AND METHOD OF<br>FABRICATION IN TRI-GATE<br>TECHNOLOGY | TANG, STEPHEN<br>H. |
| <u>10879486</u> | Not<br>Issued | 61  | 06/30/2004 | Method, apparatus and system of adjusting one or more performance-related parameters of a processor     | TANG, STEPHEN<br>H. |
| 10880337        | 7102358       | 150 | 06/29/2004 | OVERVOLTAGE DETECTION<br>APPARATUS, METHOD, AND<br>SYSTEM   | TANG, STEPHEN<br>H. |
| 10881001        | 7120072       | 150 | 06/30/2004 | TWO TRANSISTOR GAIN<br>CELL, METHOD, AND<br>SYSTEM  | TANG, STEPHEN<br>H. |
| 10942019        | Not<br>Issued | 71  | 09/16/2004 | Charge storage memory cell  | TANG, STEPHEN<br>H. |
| 10953865        | Not           | 161 | 09/30/2004 | System and method for applying  | TANG, STEPHEN       |

|          | Issued        |     |            | within-die adaptive body bias   | Н.                  |
|----------|---------------|-----|------------|---|---------------------|
| 10954537 | 7110278       | 150 | 09/29/2004 | CROSSPOINT MEMORY<br>ARRAY UTILIZING ONE TIME<br>PROGRAMMABLE ANTIFUSE<br>CELLS           | TANG, STEPHEN<br>H. |
| 10954931 | 7061806       | 150 | 09/30/2004 | FLOATING-BODY MEMORY<br>CELL WRITE  | TANG, STEPHEN<br>H. |
| 10956195 | 7206249       | 150 | 09/30/2004 | SRAM CELL POWER<br>REDUCTION CIRCUIT  | TANG, STEPHEN<br>H. |
| 10956285 | Not<br>Issued | 93  | 09/30/2004 | NON VOLATILE DATA<br>STORAGE THROUGH<br>DIELECTRIC BREAKDOWN                              | TANG, STEPHEN<br>H. |
| 10956407 | 7075821       | 150 | 09/30/2004 | APPARATUS AND METHOD<br>FOR A ONE-PHASE WRITE TO<br>A ONE-TRANSISTOR<br>MEMORY CELL ARRAY | TANG, STEPHEN<br>H. |
| 10979605 | 7102951       | 150 | 11/01/2004 | OTP ANTIFUSE CELL AND<br>CELL ARRAY   | TANG, STEPHEN<br>H. |
| 10982266 | 7106128       | 150 | 11/03/2004 | PROCESSOR APPARATUS<br>WITH BODY BIAS CIRCUITRY<br>TO DELAY THERMAL<br>THROTTLING         | TANG, STEPHEN<br>H. |
| 11008666 | Not<br>Issued | 90  | 02/22/2005 | 2-TRANSISTOR FLOATING-<br>BODY DRAM   | TANG, STEPHEN<br>H. |
| 11027476 | Not<br>Issued | 61  | 12/28/2004 | One time programmable memory  | TANG, STEPHEN<br>H. |
| 11038134 | 7164307       | 150 | 01/21/2005 | BIAS GENERATOR FOR BODY<br>BIAS   | TANG, STEPHEN<br>H. |
| 11038394 | 7236045       | 150 |            | BIAS GENERATOR FOR BODY<br>BIAS   | TANG, STEPHEN<br>H. |
| 11053786 | Not<br>Issued | 161 | 02/09/2005 | Non strobe sensing circuit  | TANG, STEPHEN<br>H. |
| 11134450 | Not<br>Issued | 95  | 05/23/2005 | REDUCING POWER CONSUMPTION IN INTEGRATED CIRCUITS   | TANG, STEPHEN<br>H. |
| 11151982 | 7230846       | 150 | 06/14/2005 | PURGE-BASED FLOATING<br>BODY MEMORY   | TANG, STEPHEN<br>H. |
| 11158518 | 7167397       | 150 | 06/21/2005 | APPARATUS AND METHOD<br>FOR PROGRAMMING A<br>MEMORY ARRAY                                 | TANG, STEPHEN<br>H. |
| 11170504 | 7262107       | 150 |            | CAPACITOR STRUCTURE FOR<br>A LOGIC PROCESS  | TANG, STEPHEN<br>H  |
| 11239903 | 7280425       | 150 |            | DUAL GATE OXIDE ONE<br>TIME PROGRAMMABLE (OTP)  | TANG, STEPHEN<br>H. |

|          |               |     |            | ANTIFUSE CELL  |                     |
|----------|---------------|-----|------------|--|---------------------|
| 11268098 | Not<br>Issued | 61  | 11/07/2005 | Asymmetric memory cell   | TANG, STEPHEN<br>H. |
| 11268430 | Not<br>Issued | 41  | 11/07/2005 | Memory cell without halo implant                                 | TANG, STEPHEN<br>H. |
| 11289621 | 7057927       | 150 | 11/30/2005 | FLOATING-BODY DYNAMIC<br>RANDOM ACCESS MEMORY<br>WITH PURGE LINE | TANG, STEPHEN<br>H. |
| 11295400 | Not<br>Issued | 30  | 12/06/2005 | Component reliability budgeting system                           | TANG, STEPHEN<br>H. |
| 11320789 | Not<br>Issued | 93  | 12/30/2005 | METHOD AND APPARATUS<br>TO CLAMP SRAM SUPPLY<br>VOLTAGE          | TANG, STEPHEN<br>H. |

| Search Another: Invento  | Last Name | First Name |        |
|--------------------------|-----------|------------|--------|
| Scaren Another: Inventor | tang      | stephen    | Search |

To go back use Back button on your browser toolbar.

**PALM INTRANET** 

Day: Monday Date: 11/12/2007

Time: 09:40:15

### **Inventor Name Search Result**

Your Search was:

Last Name = KHELLAH First Name = MUHAMMAD

| Application# | Patent#       | Status | Date Filed | Title   | Inventor Name           |  |  |  |
|--------------|---------------|--------|------------|---|-------------------------|--|--|--|
| 10117163     | 6724648       | 150    | 04/05/2002 | SRAM ARRAY WITH<br>DYNAMIC VOLTAGE FOR<br>REDUCING ACTIVE<br>LEAKAGE POWER      | KHELLAH,<br>MUHAMMAD    |  |  |  |
| 10748222     | 6903984       | 150    | 12/31/2003 | FLOATING-BODY DRAM<br>USING WRITE WORD LINE<br>FOR INCREASED<br>RETENTION TIME  | KHELLAH,<br>MUHAMMAD    |  |  |  |
| 10750566     | 7001811       | 150    | 12/31/2003 | METHOD FOR MAKING<br>MEMORY CELL WITHOUT<br>HALO IMPLANT                        | KHELLAH,<br>MUHAMMAD    |  |  |  |
| 11066395     | 7031203       | 150    | 02/28/2005 | FLOATING-BODY DRAM USING WRITE WORD LINE FOR INCREASED RETENTION TIME           | KHELLAH,<br>MUHAMMAD    |  |  |  |
| 11648490     | Not<br>Issued | 17     | 12/28/2006 | Memory cell bit valve loss detection and restoration                            | KHELLAH,<br>MUHAMMAD    |  |  |  |
| 10273627     | 6801463       | 150    | 10/17/2002 | METHOD AND APPARATUS<br>FOR LEAKAGE<br>COMPENSATION WITH FULL<br>VCC PRE-CHARGE | KHELLAH,<br>MUHAMMAD M. |  |  |  |
| 10305753     | 6909652       | 150    | 11/26/2002 | SRAM BIT-LINE REDUCTION   | KHELLAH,<br>MUHAMMAD M. |  |  |  |
| 10330652     | 7200068       | 150    | 1 1        | MULTI-PORTED REGISTER<br>FILES  | KHELLAH,<br>MUHAMMAD M. |  |  |  |
| 10334410     | 6784688       | 150    | 12/30/2002 | SKEWED REPEATER BUS   | KHELLAH,<br>MUHAMMAD M. |  |  |  |
| 10334456     | 6831871       | 150    |            | STABLE MEMORY CELL<br>READ  | KHELLAH,<br>MUHAMMAD M. |  |  |  |
| 10334746     | Not<br>Issued | 71     | 12/31/2002 | Method and apparatus for bus repeater tapering                                  | KHELLAH,<br>MUHAMMAD M. |  |  |  |
| 10716755     | 7072205       | 150    | 11/19/2003 | FLOATING-BODY DRAM<br>WITH TWO-PHASE WRITE                                      | KHELLAH,<br>MUHAMMAD M. |  |  |  |

| 10721184 | 7002842       | 150 |            | FLOATING-BODY DYNAMIC<br>RANDOM ACCESS MEMORY<br>WITH PURGE LINE  |                         |
|----------|---------------|-----|------------|---|-------------------------|
| 10738216 | 7020041       | 150 |            | METHOD AND APPARATUS<br>TO CLAMP SRAM SUPPLY<br>VOLTAGE   | KHELLAH,<br>MUHAMMAD M. |
| 10738220 | 6876571       | 150 | 12/18/2003 | STATIC RANDOM ACCESS<br>MEMORY HAVING<br>LEAKAGE REDUCTION<br>CIRCUIT                                   | KHELLAH,<br>MUHAMMAD M. |
| 10740551 | 6952376       | 150 | 12/22/2003 | METHOD AND APPARATUS<br>TO GENERATE A<br>REFERENCE VALUE IN A<br>MEMORY ARRAY                           | KHELLAH,<br>MUHAMMAD M. |
| 10746148 | 6906973       | 150 | 1)         | BITE-LINE DROOP<br>REDUCTION  | KHELLAH,<br>MUHAMMAD M. |
| 10749734 | 7123500       | 150 | 12/30/2003 | 1P1N 2T GAIN CELL   | KHELLAH,<br>MUHAMMAD M. |
| 10750572 | 6992339       | 150 | 12/31/2003 | ASYMMETRIC MEMORY<br>CELL   | KHELLAH,<br>MUHAMMAD M. |
| 10810093 | 6985380       | 150 | 03/26/2004 | SRAM WITH FORWARD<br>BODY BIASING TO<br>IMPROVE READ CELL<br>STABILITY                                  | KHELLAH,<br>MUHAMMAD M. |
| 10812894 | Not<br>Issued | 71  | 03/31/2004 |   | KHELLAH,<br>MUHAMMAD M. |
| 10813084 | 6992603       | 150 |            | SINGLE-STAGE AND MULTI-<br>STAGE LOW POWER<br>INTERCONNECT<br>ARCHITECTURES                             | KHELLAH,<br>MUHAMMAD M. |
| 10879480 | 7098507       | 150 | 06/30/2004 | FLOATING-BODY DYNAMIC<br>RANDOM ACCESS MEMORY<br>AND METHOD OF<br>FABRICATION IN TRI-GATE<br>TECHNOLOGY |                         |
| 10880337 | 7102358       | 150 | 06/29/2004 | OVERVOLTAGE DETECTION<br>APPARATUS, METHOD, AND<br>SYSTEM   |                         |
| 10880988 | Not<br>Issued | 93  | 06/30/2004 | INTERCONNECT<br>STRUCTURE IN<br>INTEGRATED CIRCUITS   | KHELLAH,<br>MUHAMMAD M. |
| 10881001 | 7120072       | 150 | 06/30/2004 | TWO TRANSISTOR GAIN<br>CELL, METHOD, AND<br>SYSTEM  | KHELLAH,<br>MUHAMMAD M. |
| 10942019 | Not           | 71  | 09/16/2004 | Charge storage memory cell  | KHELLAH,                |

|                 | Issued        |     |            |   | MUHAMMAD M.             |
|-----------------|---------------|-----|------------|---|-------------------------|
| 10947765        | 7183795       | 150 | 09/23/2004 | MAJORITY VOTER<br>APPARATUS, SYSTEMS,<br>AND METHODS                            | KHELLAH,<br>MUHAMMAD M. |
| 10954537        | 7110278       | 150 | 09/29/2004 | CROSSPOINT MEMORY<br>ARRAY UTILIZING ONE<br>TIME PROGRAMMABLE<br>ANTIFUSE CELLS | KHELLAH,<br>MUHAMMAD M. |
| 10954931        | 7061806       | 150 | 09/30/2004 | FLOATING-BODY MEMORY<br>CELL WRITE  | KHELLAH,<br>MUHAMMAD M. |
| 10956195        | 7206249       | 150 | 09/30/2004 | SRAM CELL POWER<br>REDUCTION CIRCUIT  | KHELLAH,<br>MUHAMMAD M. |
| 10956285        | Not<br>Issued | 93  | 09/30/2004 | NON VOLATILE DATA<br>STORAGE THROUGH<br>DIELECTRIC BREAKDOWN                    | KHELLAH,<br>MUHAMMAD M. |
| 10956407        | 7075821       | 150 | 09/30/2004 |   | KHELLAH,<br>MUHAMMAD M. |
| 10979605        | 7102951       | 150 | 11         | OTP ANTIFUSE CELL AND<br>CELL ARRAY   | KHELLAH,<br>MUHAMMAD M. |
| 11001870        | Not<br>Issued | 93  | 12/01/2004 | MEMORY CIRCUIT  | KHELLAH,<br>MUHAMMAD M. |
| 11008666        | Not<br>Issued | 90  | 02/22/2005 | 2-TRANSISTOR FLOATING-<br>BODY DRAM   | KHELLAH,<br>MUHAMMAD M. |
| 11027476        | Not<br>Issued | 61  | 12/28/2004 | One time programmable memory  | KHELLAH,<br>MUHAMMAD M. |
| 11053786        | Not<br>Issued | 161 | 02/09/2005 | Non strobe sensing circuit  | KHELLAH,<br>MUHAMMAD M. |
| 11053788        | 7236005       | 150 |            |   | KHELLAH,<br>MUHAMMAD M. |
| 11059174        | Not<br>Issued | 41  | 02/16/2005 | Representative majority voter for bus invert coding                             | KHELLAH,<br>MUHAMMAD M. |
| 11134450        | Not<br>Issued | 95  | 05/23/2005 | REDUCING POWER CONSUMPTION IN INTEGRATED CIRCUITS                               | KHELLAH,<br>MUHAMMAD M. |
| 11137905        | Not<br>Issued | 161 | 05/25/2005 | Memory with dynamically adjustable supply                                       | KHELLAH,<br>MUHAMMAD M. |
| 11151982        | 7230846       | 150 | 06/14/2005 | PURGE-BASED FLOATING<br>BODY MEMORY   | KHELLAH,<br>MUHAMMAD M. |
| 11158518        | 7167397       | 150 | 06/21/2005 |   | KHELLAH,<br>MUHAMMAD M. |
| <u>11169106</u> | 7236410       | 150 | 06/27/2005 | MEMORY CELL DRIVER  | KHELLAH,                |

|          |               |     |            | CIRCUITS  | MUHAMMAD M.             |
|----------|---------------|-----|------------|---|-------------------------|
| 11170504 | 7262107       | 150 | 1 1        | CAPACITOR STRUCTURE<br>FOR A LOGIC PROCESS                      | KHELLAH,<br>MUHAMMAD M. |
| 11172078 | Not<br>Issued | 161 | 06/29/2005 | Memory circuit  | KHELLAH,<br>MUHAMMAD M. |
| 11172742 | 7295474       | 150 |            | OPERATING AN<br>INFORMATION STORAGE<br>CELL ARRAY               | KHELLAH,<br>MUHAMMAD M. |
| 11225912 | 7230842       | 150 | 09/13/2005 | MEMORY CELL HAVING P-<br>TYPE PASS DEVICE                       | KHELLAH,<br>MUHAMMAD M. |
| 11239903 | 7280425       | 150 | 09/30/2005 | DUAL GATE OXIDE ONE<br>TIME PROGRAMMABLE<br>(OTP) ANTIFUSE CELL | KHELLAH,<br>MUHAMMAD M. |

| Soonah Amatham Insentas  | Last Name | First Name      |
|--------------------------|-----------|-----------------|
| Search Another: Inventor | khellah   | muhammad Search |

To go back use Back button on your browser toolbar.

Day : Monday Date: 11/12/2007

Time: 09:40:50

# <u>o (\* PALM INTRANET</u>

### **Inventor Name Search Result**

Your Search was:

Last Name = SOMASEKHAR

First Name = DINESH

| Application#    | Patent#       | Status | Date Filed | Title   | Inventor Name         |
|-----------------|---------------|--------|------------|---|-----------------------|
| 08412183        | Not<br>Issued | 161    | 03/28/1995 | APPARATUS AND METHOD<br>FOR A REDUCED POWER<br>MEMORY DIFFERENTIAL<br>VOLTAGE SENSE-<br>AMPLIFIER | SOMASEKHAR,<br>DINESH |
| 08937832        | 6014041       | 150    | 09/26/1997 | DIFFERENTIAL CURRENT<br>SWITCH LOGIC GATE   | SOMASEKHAR,<br>DINESH |
| 08997071        | 6002272       | 150    | 12/23/1997 | TRI-RAIL DOMINO CIRCUIT   | SOMASEKHAR,<br>DINESH |
| 09539933        | 6421289       | 150    | 03/31/2000 | METHOD AND APPARATUS<br>FOR CHARGE-TRANSFER<br>PRE-SENSING  | SOMASEKHAR,<br>DINESH |
| 09690513        | 6496402       | 150    | 10/17/2000 | NOISE SUPPRESSION FOR<br>OPEN BIT LINE DRAM<br>ARCHITECTURES                                      | SOMASEKHAR,<br>DINESH |
| 09690687        | 6421269       | 150    | 10/17/2000 | LOW-LEAKAGE MOS<br>PLANAR CAPACITORS FOR<br>USE WITHIN DRAM<br>STORAGE CELLS                      | SOMASEKHAR,<br>DINESH |
| 09733216        | 6459316       | 150    | 12/08/2000 | FLIP FLOP CIRCUIT   | SOMASEKHAR,<br>DINESH |
| 09733482        | 6701339       | 150    | 12/08/2000 | PIPELINED COMPRESSOR<br>CIRCUIT   | SOMASEKHAR,<br>DINESH |
| <u>09740104</u> | 6351156       | 150    | 12/18/2000 | Noise reduction circuit   | SOMASEKHAR,<br>DINESH |
| 09796072        | 6982589       | 150    |            | MULTI-STAGE<br>MULTIPLEXER  | SOMASEKHAR,<br>DINESH |
| 09823575        | 6608786       | 150    | 03/30/2001 | APPARATUS AND METHOD<br>FOR A MEMORY STORAGE<br>CELL LEAKAGE<br>CANCELLATION SCHEME               |                       |
| <u>09873557</u> | 7080111       | 150    |            | FLOATING POINT<br>MULTIPLY ACCUMULATOR  | SOMASEKHAR,<br>DINESH |

|                 |         |     | ·<br>   ·  |   | ll l                  |
|-----------------|---------|-----|------------|---|-----------------------|
| 09873721        | 6889241 | 150 | 06/04/2001 | FLOATING POINT ADDER  | SOMASEKHAR,<br>DINESH |
| 09941053        | 6567329 | 150 | 08/28/2001 | MULTIPLE WORD-LINE<br>ACCESSING AND<br>ACCESSOR                                     | SOMASEKHAR,<br>DINESH |
| 09966586        | 6757784 | 150 | 09/28/2001 | HIDING REFRESH OF<br>MEMORY AND REFRESH-<br>HIDDEN MEMORY                           | SOMASEKHAR,<br>DINESH |
| 10117163        | 6724648 | 150 | 04/05/2002 | SRAM ARRAY WITH<br>DYNAMIC VOLTAGE FOR<br>REDUCING ACTIVE<br>LEAKAGE POWER          | SOMASEKHAR,<br>DINESH |
| 10208130        | 6597223 | 150 | 07/30/2002 | FLIP FLOP CIRCUIT   | SOMASEKHAR,<br>DINESH |
| 10241791        | 6707708 | 150 | 09/10/2002 | STATIC RANDOM ACCESS<br>MEMORY WITH<br>SYMMETRIC LEAKAGE-<br>COMPENSATED BIT LINE   | SOMASEKHAR,<br>DINESH |
| 10267951        | 6784722 | 150 | 10/09/2002 | WIDE-RANGE LOCAL BIAS<br>GENERATOR FOR BODY<br>BIAS GRID                            | SOMASEKHAR,<br>DINESH |
| 10273627        | 6801463 | 150 | 10/17/2002 | METHOD AND APPARATUS<br>FOR LEAKAGE<br>COMPENSATION WITH<br>FULL VCC PRE-CHARGE     | SOMASEKHAR,<br>DINESH |
| 10300398        | 6721222 | 150 | 11/19/2002 | NOISE SUPPRESSION FOR<br>OPEN BIT LINE DRAM<br>ARCHITECTURES                        | SOMASEKHAR,<br>DINESH |
| 10305753        | 6909652 | 150 | 11/26/2002 | SRAM BIT-LINE<br>REDUCTION  | SOMASEKHAR,<br>DINESH |
| 10316728        | 6707755 | 150 | 12/11/2002 | HIGH VOLTAGE DRIVER   | SOMASEKHAR,<br>DINESH |
| 10324177        | 6879531 | 150 | 12/19/2002 | REDUCED READ DELAY<br>FOR SINGLE-ENDED<br>SENSING                                   | SOMASEKHAR,<br>DINESH |
| 10324178        | 6724649 | 150 | 12/19/2002 | MEMORY CELL LEAKAGE<br>REDUCTION  | SOMASEKHAR,<br>DINESH |
| 10334456        | 6831871 | 150 | 12/30/2002 | STABLE MEMORY CELL<br>READ  | SOMASEKHAR,<br>DINESH |
| 10461293        | 6801465 |     |            | APPARATUS AND METHOD<br>FOR A MEMORY STORAGE<br>CELL LEAKAGE<br>CANCELLATION SCHEME | SOMASEKHAR,<br>DINESH |
| <u>10691342</u> | Not     | 161 | 10/21/2003 | Hiding refresh of memory and  | SOMASEKHAR,           |

|          | Issued        |     |            | refresh-hidden memory   | DINESH                |
|----------|---------------|-----|------------|---|-----------------------|
| 10716755 | 7072205       | 150 | 11/19/2003 | FLOATING-BODY DRAM<br>WITH TWO-PHASE WRITE  | SOMASEKHAR,<br>DINESH |
| 10721178 | 7246215       | 150 | 11         | SYSTOLIC MEMORY<br>ARRAYS   | SOMASEKHAR,<br>DINESH |
| 10721184 | 7002842       | 150 |            | FLOATING-BODY<br>DYNAMIC RANDOM<br>ACCESS MEMORY WITH<br>PURGE LINE                                     | SOMASEKHAR,<br>DINESH |
| 10738216 | 7020041       | 150 | 12/18/2003 | METHOD AND APPARATUS<br>TO CLAMP SRAM SUPPLY<br>VOLTAGE   | SOMASEKHAR,<br>DINESH |
| 10738220 | 6876571       | 150 | 12/18/2003 | STATIC RANDOM ACCESS<br>MEMORY HAVING<br>LEAKAGE REDUCTION<br>CIRCUIT                                   | SOMASEKHAR,<br>DINESH |
| 10740551 | 6952376       | 150 | 12/22/2003 | METHOD AND APPARATUS<br>TO GENERATE A<br>REFERENCE VALUE IN A<br>MEMORY ARRAY                           | SOMASEKHAR,<br>DINESH |
| 10746148 | 6906973       | 150 | II I       | BITE-LINE DROOP<br>REDUCTION  | SOMASEKHAR,<br>DINESH |
| 10748222 | 6903984       | 150 | 12/31/2003 | FLOATING-BODY DRAM<br>USING WRITE WORD LINE<br>FOR INCREASED<br>RETENTION TIME                          | SOMASEKHAR,<br>DINESH |
| 10749734 | 7123500       | 150 | 12/30/2003 | 1P1N 2T GAIN CELL   | SOMASEKHAR,<br>DINESH |
| 10750566 | 7001811       | 150 | I i        | METHOD FOR MAKING<br>MEMORY CELL WITHOUT<br>HALO IMPLANT  | SOMASEKHAR,<br>DINESH |
| 10750572 | 6992339       | 150 | 12/31/2003 | ASYMMETRIC MEMORY<br>CELL   | SOMASEKHAR,<br>DINESH |
| 10810093 | 6985380       | 150 | 03/26/2004 | SRAM WITH FORWARD<br>BODY BIASING TO<br>IMPROVE READ CELL<br>STABILITY                                  | SOMASEKHAR,<br>DINESH |
| 10812894 | Not<br>Issued | 71  | 03/31/2004 | SRAM device having forward body bias control  | SOMASEKHAR,<br>DINESH |
| 10879480 | 7098507       | 150 | 06/30/2004 | FLOATING-BODY<br>DYNAMIC RANDOM<br>ACCESS MEMORY AND<br>METHOD OF FABRICATION<br>IN TRI-GATE TECHNOLOGY | SOMASEKHAR,<br>DINESH |

| 10880337 | 7102358       | 150 | 06/29/2004 |   | SOMASEKHAR,<br>DINESH |
|----------|---------------|-----|------------|---|-----------------------|
| 10881001 | 7120072       | 150 | 06/30/2004 | TWO TRANSISTOR GAIN<br>CELL, METHOD, AND<br>SYSTEM                              | SOMASEKHAR,<br>DINESH |
| 10942019 | Not<br>Issued | 71  | 09/16/2004 | Charge storage memory cell  | SOMASEKHAR,<br>DINESH |
| 10947869 | 7109776       | 150 | 09/23/2004 | *   | SOMASEKHAR,<br>DINESH |
| 10954537 | 7110278       | 150 | 09/29/2004 | CROSSPOINT MEMORY<br>ARRAY UTILIZING ONE<br>TIME PROGRAMMABLE<br>ANTIFUSE CELLS | SOMASEKHAR,<br>DINESH |
| 10954931 | 7061806       | 150 | 09/30/2004 | FLOATING-BODY MEMORY<br>CELL WRITE  | SOMASEKHAR,<br>DINESH |
| 10956195 | 7206249       | 150 | 09/30/2004 | SRAM CELL POWER<br>REDUCTION CIRCUIT  | SOMASEKHAR,<br>DINESH |
| 10956285 | Not<br>Issued | 93  | 09/30/2004 | NON VOLATILE DATA<br>STORAGE THROUGH<br>DIELECTRIC BREAKDOWN                    | SOMASEKHAR,<br>DINESH |

| Search Another: Inventor | Last Name  | First Name |        |
|--------------------------|------------|------------|--------|
| Search Another. Inventor | somasekhar | dinesh     | Search |

To go back use Back button on your browser toolbar.



Day : Monday Date: 11/12/2007

Time: 09:41:42

### **Inventor Name Search Result**

Your Search was:

'Last Name = TSCHANZ First Name = JAMES

| Application# | Patent#       | Status | Date Filed | Title  | Inventor Name        |
|--------------|---------------|--------|------------|--|----------------------|
| 10956195     | 7206249       | 150    | 09/30/2004 | SRAM CELL POWER<br>REDUCTION CIRCUIT   | TSCHANZ, JAMES       |
| 11323675     | Not<br>Issued | 71     | 12/30/2005 | Error-detection flip-flop  | TSCHANZ, JAMES       |
| 09608314     | 6429711       | 150    | 06/30/2000 | STACK-BASED IMPULSE<br>FLIP-FLOP WITH STACK<br>NODE PRE-CHARGE AND<br>STACK NODE PRE-<br>DISCHARGE                                   | TSCHANZ, JAMES<br>W. |
| 09672696     | 6632686       | 150    | 09/29/2000 | SILICON ON INSULATOR<br>DEVICE DESIGN HAVING<br>IMPROVED FLOATING BODY<br>EFFECT   | TSCHANZ, JAMES<br>W. |
| 09707528     | 6744301       | 150    | 11/07/2000 | SYSTEM USING BODY-<br>BIASED SLEEP TRANSISTORS<br>TO REDUCE LEAKAGE<br>POWER WHILE MINIMIZING<br>PERFORMANCE PENALITIES<br>AND NOISE | TSCHANZ, JAMES<br>W. |
| 09820579     | 6608513       | 150    | 03/28/2001 | FLIP-FLOP CIRCUIT HAVING<br>DUAL-EDGE TRIGGERED<br>PULSE GENERATOR   | TSCHANZ, JAMES<br>W. |
| 09846514     | Not<br>Issued | 161    | 04/30/2001 | CMOS bus pulsing   | TSCHANZ, JAMES<br>W. |
| 09846604     | 6515513       | 150    | 04/30/2001 | REDUCING LEAKAGE<br>CURRENTS IN INTEGRATED<br>CIRCUITS   | TSCHANZ, JAMES<br>W. |
| 09894465     | 6763484       | 150    | 06/28/2001 | BODY BIAS USING SCAN<br>CHAINS   | TSCHANZ, JAMES<br>W. |
| 10010046     | 6642765       | 150    | ll         | TRANSMISSION-GATE<br>BASED FLIP-FLOP   | TSCHANZ, JAMES<br>W. |
| 10267951     | 6784722       | 150    | 10/09/2002 | WIDE-RANGE LOCAL BIAS<br>GENERATOR FOR BODY  | TSCHANZ, JAMES<br>W. |

|          |               |     |            | BIAS GRID  | ]                    |
|----------|---------------|-----|------------|--|----------------------|
| 10328573 | 7120804       | 150 | 12/23/2002 | METHOD AND APPARATUS FOR REDUCING POWER CONSUMPTION THROUGH DYNAMIC CONTROL OF SUPPLY VOLTAGE AND BODY BIAS INCLUDING MAINTAINING A SUBSTANTIALLY CONSTANT OPERATING FREQUENCY | TSCHANZ, JAMES<br>W. |
| 10330544 | 6806739       | 150 | 12/30/2002 | TIME-BORROWING N-ONLY<br>CLOCKED CYCLE LATCH   | TSCHANZ, JAMES<br>W. |
| 10334410 | 6784688       | 150 | 12/30/2002 | SKEWED REPEATER BUS  | TSCHANZ, JAMES<br>W. |
| 10334746 | Not<br>Issued | 71  | 12/31/2002 | Method and apparatus for bus repeater tapering   | TSCHANZ, JAMES<br>W. |
| 10673283 | Not<br>Issued | 161 |            | Local bias generator for adaptive forward body bias  | TSCHANZ, JAMES<br>W. |
| 10703562 | 7096433       | 150 | 11/10/2003 | METHOD FOR POWER CONSUMPTION REDUCTION   | TSCHANZ, JAMES<br>W. |
| 10738216 | 7020041       | 150 | 12/18/2003 | METHOD AND APPARATUS<br>TO CLAMP SRAM SUPPLY<br>VOLTAGE  | TSCHANZ, JAMES<br>W. |
| 10745029 | 7015741       | 150 | 12/23/2003 | ADAPTIVE BODY BIAS FOR<br>CLOCK SKEW<br>COMPENSATION   | TSCHANZ, JAMES<br>W. |
| 10746759 | 7051295       | 150 | 12/23/2003 | IC DESIGN PROCESS INCLUDING AUTOMATED REMOVAL OF BODY CONTACTS FROM MOSFET DEVICES   | TSCHANZ, JAMES<br>W. |
| 10747805 | 7075180       | 150 | 12/29/2003 | METHOD AND APPARATUS<br>FOR APPLYING BODY BIAS<br>TO INTEGRATED CIRCUIT<br>DIE   | TSCHANZ, JAMES<br>W. |
| 10792262 | 6917237       | 150 | 03/02/2004 | TEMPERATURE DEPENDENT<br>REGULATION OF<br>THRESHOLD VOLTAGE  | TSCHANZ, JAMES<br>W. |
| 10812894 | Not<br>Issued | 71  |            | SRAM device having forward body bias control   | TSCHANZ, JAMES<br>W. |
| 10813084 | 6992603       | 150 | 03/31/2004 | SINGLE-STAGE AND MULTI-<br>STAGE LOW POWER<br>INTERCONNECT<br>ARCHITECTURES  | TSCHANZ, JAMES<br>W. |
| 10873243 | 6970018       | 150 | 06/23/2004 | CLOCKED CYCLE LATCH  | TSCHANZ, JAMES       |

|          |               |     |            | CIRCUIT   | w                    |
|----------|---------------|-----|------------|---|----------------------|
| 10879486 | Not<br>Issued | 61  |            | Method, apparatus and system of adjusting one or more performance-related parameters of a processor | TSCHANZ, JAMES<br>W. |
| 10880988 | Not<br>Issued | 93  | 11         | INTERCONNECT STRUCTURE IN INTEGRATED CIRCUITS   | TSCHANZ, JAMES<br>W. |
| 10947765 | 7183795       | 150 | 09/23/2004 | MAJORITY VOTER<br>APPARATUS, SYSTEMS, AND<br>METHODS  | TSCHANZ, JAMES<br>W. |
| 10947869 | 7109776       | 150 | 09/23/2004 | GATING FOR DUAL EDGE-<br>TRIGGERED CLOCKING   | TSCHANZ, JAMES<br>W. |
| 10953199 | 7282966       | 150 | 09/28/2004 | FREQUENCY MANAGEMENT<br>APPARATUS, SYSTEMS, AND<br>METHODS  | TSCHANZ, JAMES<br>W. |
| 10953865 | Not<br>Issued | 161 | 09/30/2004 | System and method for applying within-die adaptive body bias  | TSCHANZ, JAMES<br>W. |
| 10954256 | Not<br>Issued | 71  | 09/29/2004 | Control circuitry in stacked silicon  | TSCHANZ, JAMES<br>W. |
| 10955383 | 7247930       | 150 | 09/30/2004 | POWER MANAGEMENT<br>INTEGRATED CIRCUIT  | TSCHANZ, JAMES W.    |
| 10982266 | 7106128       | 150 | 11/03/2004 | PROCESSOR APPARATUS<br>WITH BODY BIAS<br>CIRCUITRY TO DELAY<br>THERMAL THROTTLING                   | TSCHANZ, JAMES<br>W. |
| 11018011 | Not<br>Issued | 161 | 12/20/2004 | Body biasing for dynamic circuit  | TSCHANZ, JAMES<br>W. |
| 11018016 | Not<br>Issued | 61  | 12/20/2004 | Body biasing methods and circuits   | TSCHANZ, JAMES<br>W. |
| 11038134 | 7164307       | 150 | 01/21/2005 | BIAS GENERATOR FOR<br>BODY BIAS   | TSCHANZ, JAMES<br>W. |
| 11038394 | 7236045       | 150 |            | BIAS GENERATOR FOR<br>BODY BIAS   | TSCHANZ, JAMES<br>W. |
| 11053788 | 7236005       | 150 | 02/09/2005 | MAJORITY VOTER CIRCUIT<br>DESIGN  | TSCHANZ, JAMES<br>W. |
| 11059174 | Not<br>Issued | 41  | 02/16/2005 | Representative majority voter for bus invert coding   | TSCHANZ, JAMES<br>W. |
| 11094574 | Not<br>Issued | 61  | 03/31/2005 | Method and apparatus to adjust die frequency  | TSCHANZ, JAMES<br>W. |
| 11134450 | Not<br>Issued | 95  | 05/23/2005 | REDUCING POWER<br>CONSUMPTION IN<br>INTEGRATED CIRCUITS   | TSCHANZ, JAMES<br>W. |
| 11295400 | Not<br>Issued | 30  | 12/06/2005 | Component reliability budgeting system  | TSCHANZ, JAMES<br>W. |

| 11314236 | 7190286       | 150 |            | SINGLE-STAGE AND MULTI-<br>STAGE LOW POWER<br>INTERCONNECT<br>ARCHITECTURES | TSCHANZ, JAMES<br>W. |
|----------|---------------|-----|------------|---|----------------------|
| 11320789 | Not<br>Issued | 93  |            | METHOD AND APPARATUS<br>TO CLAMP SRAM SUPPLY<br>VOLTAGE                     | TSCHANZ, JAMES<br>W. |
| 11321100 | Not<br>Issued | 25  |            | Reliability degradation compensation using body bias                        | TSCHANZ, JAMES<br>W. |
| 11324628 | Not<br>Issued | 41  | 01/03/2006 | Bidirectional body bias regulation  | TSCHANZ, JAMES<br>W. |
| 11486030 | Not<br>Issued | 30  |            | Method and apparatus for power consumption reduction                        | TSCHANZ, JAMES<br>W. |
| 11758124 | Not<br>Issued | 20  | 06/05/2007 | DELAY FAULT DETECTION<br>USING LATCH WITH ERROR<br>SAMPLING                 | TSCHANZ, JAMES<br>W. |
| 11825252 | Not<br>Issued | 25  |            | Power mangement integrated circuit  | TSCHANZ, JAMES<br>W. |

| C                        | Last Name | First Name   |
|--------------------------|-----------|--------------|
| Search Another: Inventor | tschanz   | james Search |

To go back use Back button on your browser toolbar.